



BASICS of Design

ANALOG-TO-DIGITAL CONVERTERS

David G. Morrison, Analog/Power Editor

What It Does

Analog-to-digital converters (ADCs) translate analog signals—real-world signals like temperature, pressure, voltage, current, distance, or light intensity—into a digital representation of that signal. This digital representation can then be processed, computed, transmitted, or stored.




Measurement and Control Loop

In many cases, the a-d conversion is just one step within a larger measurement and control loop where digitized data is processed and then reconverted back to analog signals to drive external transducers. These transducers include motors, temperature controls, and speakers. The performance required of the ADC will reflect the performance goals of the measurement and control loop. ADC

performance needs will also reflect the capabilities and requirements of the other signal-processing elements in the loop.


Basic Operation

An ADC samples an analog waveform at uniform time intervals and assigns a digital value to each sample. The digital value appears on the converter's output as a binary or binary coded decimal (BCD). The value is obtained by dividing the sampled analog input voltage by the reference voltage and then multiplying by the number of digital codes. The number of codes is, in turn, a function of the converter's resolution or the number of bits available on the ADC output.



$$\text{Digital output code} = \frac{\text{Analog input}}{\text{Reference input}} \times (2^N - 1)$$


Digital Output Code




Quantization Process

An ADC carries out two processes— quantization and sampling. In the quantization process, the ADC represents an analog signal with infinite resolution as a digital code that has finite resolution. The ADC produces (2^N) digital values, where N represents resolution in number of bits. Because the converter has finite resolution, there is an inherent uncertainty or quantization error. That error determines the converter's maximum achievable dynamic range.

The sampling process represents a continuous time-domain signal with values measured at discrete and uniform time intervals. This process determines the maximum bandwidth of the sampled signal in accordance with Nyquist Theory. This theory states that the signal frequency must be less than or equal to one-half the sampling frequency to prevent "aliasing"—a condition in which unwanted frequency signals appear within the bandwidth of interest. But aliasing can be exploited in communications design to downconvert a high-frequency signal to a lower frequency. This technique is known as undersampling. A criterion for undersampling is that the ADC has sufficient input bandwidth and dynamic range to acquire the highest frequency signals of interest.



Sampling Process




Transfer Function for an Ideal ADC

Sampling and quantization are important concepts because they establish the performance limits of an ideal ADC. In an ideal ADC, the code transitions are exactly 1 least significant bit (LSB) apart. So, for an N -bit ADC, there are 2^N codes and $1 \text{ LSB} = \text{FS}/2^N$, where FS = the full-scale analog input voltage. However, ADC operation in the real world is also affected by nonideal effects, which produce errors beyond those dictated by converter resolution and sample rate. These errors are reflected in a number of ac and dc performance specifications associated with ADCs.



IF to baseband for half the cost of discrete designs.

From the world leader in converter technology



AD6650

Integration ...

- Dual input wideband ADC
- Digital VGA
- I&Q demodulators
- Programmable decimation and channel filters
- IF frequencies from 70 MHz to 300 MHz
- 10 dB noise figure
- +24 dBm input IP2, -13 dBm input IP3 (max gain)

... where it matters

- GSM/EDGE single carrier and diversity receivers
- Micro and pico cell systems
- Smart antenna systems
- Software programmable radios
- In-building wireless telephony

Mixed-signal integration and value

Analog Devices has created an innovative diversity receiver that integrates up to seven components in just one: the AD6650. This device allows designers to meet GSM/EDGE requirements at half the cost. The AD6650 is part of ADI's MxFE™ family of mixed-signal front-ends. MxFE's are based on smart partitioning, a system design technique that enables the optimum combination of performance, size, and cost. Depending on system requirements, this can either be multiple chips or single chip integration. For more information on the AD6650 or the entire MxFE portfolio, please visit our website.

Part Number	ADC (Bits)	ADC Sample Rate (MSPS)	Application	50k Price (\$U.S.)
AD6650	2 × 12	26	Base station	16.32
AD9874	16	18	Base station	13.57
AD9864	16	18	Handset	9.86



For free samples, data sheets, and other technical information, visit www.analog.com/MxFEsmart.


www.analog.com/MxFEsmart

ANALOG DEVICES THE LEADER IN HIGH PERFORMANCE ANALOG



80% faster, 50% less power, and the world's smallest ADC.

From the world leader in converter technology



AD7476A

Performance ...

- 1 MSPS, 12-bit ADC
- ± 0.75 LSB INL
- High speed serial interface
- 5 mW operating power @ 1 MSPS
- 13 MHz input bandwidth
- Tiny 2 mm \times 2 mm SC70 package

... where it matters

- Battery-powered systems
- Personal digital assistants
- Medical instruments
- Mobile communications
- Instrumentation and control systems

High speed, small packages

Now you can design with greater speed, resolution, and power performance, all while using less board space. Featuring tiny SC70 packages, the AD747x family represents the industry's smallest ADCs and the latest example of why Analog Devices remains the technology leader in converters.

Part Number	Resolution (Bits)	Throughput (MSPS)	Power (mW Max)	Power Supply (V)
AD7476A	12	1	5	2.35 to 5.25
AD7477A	10	1	5	2.35 to 5.25
AD7478A	8	1	5	2.35 to 5.25

www.analog.com/SerialADCs




THE LEADER IN HIGH PERFORMANCE ANALOG




For free samples, data sheets, and other technical information, visit www.analog.com/SerialADCs.


Understanding Key Specifications



ADC Transfer Function with DNL Error



ADC Transfer Function with INL Error



Frequency Domain Specifications

ADC Terminology

Specification and terms, units of measure	Meaning	Significance
Resolution or bits	Number of bits representing an analog signal, generally ranging from 6 to 24.	Determines how small an input can be resolved.
Conversion speed or rate, ksamples/s or Msamples/s	The number of repetitive conversions per second for a full-scale change to specified resolution and linearity.	Determines the fastest sampling capability of the ADC.
Least significant bit (LSB)	The right-most bit in an ADC output code. LSB size is a function of converter resolution.	Not a specification, but a common term.
Most significant bit (MSB)	The left-most bit in an ADC output code.	Not a specification, but a common term.
Differential nonlinearity (DNL), expressed in terms of LSB	The deviation from the ideal (1 LSB) code width between any two adjacent codes. In an ideal converter, every code is exactly the same size and DNL is zero.	DNL, INL, offset error, and gain error specify how accurately the data represents the signal across the entire internal and external range.
Integral nonlinearity (INL), expressed in terms of LSB (also referred to as "relative accuracy error")	The deviation of an actual code transition point from its ideal position on a straight line drawn between the end points of the transfer function.	The narrowing or widening of code widths caused by DNL can lead to "missing codes" and add noise and frequency spurs beyond the effects of quantization
Offset, expressed in terms of LSB	The difference between the ideal and actual output when the converter input is zero.	INL describes the absolute accuracy of a converter. Calculated after offset and gain errors are removed. INL produces additional harmonics and spurs in the frequency domain.
Gain error/full-scale error, expressed in terms of LSB	The difference between the ideal and actual output when the converter input is at full scale.	
Spurious-free dynamic range (SFDR), dB	The ratio of the fundamental frequency's amplitude to that of the largest spurious signal in a given bandwidth.	Important in communications applications where a spur may interfere with a neighboring channel.
Total harmonic distortion (THD), dB	The ratio of the rms sum of the first six harmonics to the amplitude of the fundamental frequency.	Harmonics are noise components related to, or generated by, a-d conversion. Harmonics can limit the dynamic performance of a converter.
Signal-to-noise-and-distortion ratio (SINAD), dB	The ratio of the rms signal amplitude to the mean value of the root-sum-squares (RSS) of all other spectral components including harmonics but excluding dc.	SINAD indicates the true ac linearity of an ADC because it includes the effects of the 2nd and 3rd harmonics
Effective number of bits (ENOB)	$ENOB = \frac{SINAD - 1.76}{6.02}$	ENOB specifies the dynamic performance of a given ADC as compared to an ideal converter.
Signal-to-noise ratio (SNR) or signal-to-noise ratio without harmonics, dB	Similar to SINAD, the ratio of the rms signal amplitude to the mean value of the root-sum-squares of all other spectral components, excluding the first five harmonics and dc.	SNR indicates noise performance of a converter compared to an ideal converter.
Analog bandwidth (full-power, small signal), kHz or MHz	The input frequency where the fundamental in an FFT of the output rolls off by 3-dB. Generally determined by the converter's sample-and-hold amplifier.	Important in IF undersampling applications. This spec may not be compatible with the ADC's maximum sampling rate.
Power dissipation, mW or W	The amount of power consumed by the converter.	Important for power-sensitive applications in which battery life, temperature, or space limitations may affect power dissipation requirements.

DC specifications
AC specifications


Flash

How It Works

In the flash or parallel ADC architecture, an array of $2^N - 1$ comparators converts an analog signal to digital with a resolution of N bits. The comparators receive the analog signal on one input and a unique reference voltage on the other. The reference voltage for each comparator is a tap off a resistive voltage divider, whereby the comparators are biased in voltage increments equivalent to 1 LSB. The comparator array is clocked simultaneously. The comparators with reference voltages less than the analog input will output a digital one. When read together, the outputs present a "thermometer code," which the output logic converts to standard binary code.

✓Pros/✗Cons:

- ✓ Very fast—converts in one ADC cycle.
- ✗ Requires many comparators. The physical limits of monolithic integration allow only up to 8 bits of resolution per ADC chip.
- ✗ High input capacitance.



Flash Architecture



Resolution: 6 to 8 bits



Power: High power dissipation



Speed: >1 Gsamples/s



Size: Large die

Pipelined

How It Works


This architecture divides the conversion into two or more stages. Each stage consists of a sample-and-hold (S/H) circuit, an m -bit flash ADC, and a DAC. The analog signal is fed to the first stage, where it's sampled by the S/H and converted to a digital code by the flash ADC. The code generated by the flash ADC in this stage represents the most significant bits of the ADC's final output.

The same code is then fed to the DAC, which reconstructs the code back to an analog signal that's subtracted from the original, sampled analog signal. The resulting difference signal is next amplified and sent on to the following stage in the pipeline, where the whole process is repeated. The number of stages needed depends on the required resolution and the resolution of the flash ADCs used in each stage. In

theory, the overall resolution of the ADC would be the sum of the resolutions of the flash ADCs. But in practice, some bits are required for error correction.

✓Pros/✗Cons:

- ✓/✗ Not as fast as pure flash architecture, but achieves higher resolutions and dynamic range.
- ✓ Handles wideband inputs.
- ✓/✗ Pipeline delay. Total throughput can be equal to that of a flash converter (one conversion per cycle), but with a latency or pipeline delay equal to the number of stages.
- ✗ Ill-suited to applications where conversion results must be available immediately after the sample clock.
- ✓ Use of dither noise and averaging increases the effective resolution of the converter.
- ✓ Permits undersampling of wideband IF signals.



Resolution: 8-14 bits



Speed: >200 Msamples/s



Size: Large die

Pipeline Architecture – A Single Pipelined Converter Stage

ADC Classifications

Speed and accuracy are two critical measures of ADC performance. As such, they provide a means for broadly categorizing today's monolithic ADCs. ADC chips may be loosely grouped along these lines as general-purpose, high-speed, or precision. Converters with 8- to 14-bit resolution and conversion rates below 10 Msamples/s are typically considered general-purpose ADCs. Those with conversion rates above 10 Msamples/s usually get the high-speed moniker, while those with 16 bits or more of resolution fall into the precision ADC category. These definitions, however, are somewhat arbitrary and largely reflect the current state-of-the-art.

Within these broad categories, ADCs may also be grouped according to converter architecture. The most popular types are flash, pipelined, success-approximation-register, and sigma-delta. Each architecture offers certain advantages with respect to conversion speed, accuracy, and other parameters. The characteristics associated with each architecture help determine its suitability for a given application.


ADCs have been implemented both as discrete designs—sometimes constructed with hybrid packaging—and as monolithic designs implemented as integrated circuits (ICs). Much of the discussion of ADC performance within these pages relates specifically to ADCs in IC form. Development of monolithic ADCs has been heavily influenced by process innovation, both in high-end processes such as bipolar, biCMOS, and SiGe, as well as mainstream CMOS processes.

Over time, the migration of ADC designs to CMOS processes with smaller geometries has increased the possibilities for performance enhancements, while also allowing higher levels of integration. That integration can increase the number of conversion channels achieved on a single die, or allow conversion-related functions to be brought on-chip. As a result, die size and, consequently, package size depend on the semiconductor process employed. The process also determines supply voltage, which along with conversion speed, influences power dissipation.

Sigma Delta

How It Works

The basic elements of this architecture are an integrator, a comparator, and a one-bit DAC, which together form a sigma-delta modulator. The modulator subtracts the DAC from the analog input signal and then feeds



Sigma-Delta Architecture


the signal to the integrator. The output of the integrator then goes to a comparator, which converts the signal to a one-bit digital output. The resulting bit is fed to the DAC, which produces an analog signal to be subtracted from the input signal. The process repeats at a very fast "oversampled rate."

The modulator produces a binary stream in which the ratio of ones to zeros is a function of the input signal's amplitude. By digitally filtering and decimating this stream of one and zeroes, a binary output representing the value of the analog input is obtained.

✓Pros/✗Cons:

- ✓ Yields the highest precision for lower input-bandwidth applications.
- ✓ Permits noise shaping whereby low-frequency noise is moved to higher frequencies, outside the band of interest.
- ✓ Oversampling reduces requirements for antialias filtering.
- ✗ Latency is much greater than with other architectures.
- ✗ Oversampling and latency discourage the use of sigma-delta ADCs when digitizing multiplexed input signals.

 **Resolution:** 16-24 bits

 **Speed:** >1 Msamples/s

Success-Approximation-Register (SAR) ADC

How It Works

The SAR converter works like a balance scale that compares an unknown weight against a series of known weights. In lieu of weights, the SAR converter compares the analog input voltage against a series of successively smaller voltages representing each of the bits in the digital output code. These voltages are fractions of the full-scale input voltage ($1/2, 1/4, 1/8, 1/16...1/2^N$, where N=number of bits).

The first comparison is made between the analog input voltage and a voltage representing the most significant bit (MSB). If that analog input voltage is greater than the MSB voltage, the value of the MSB is set to 1, otherwise it's set to 0. The second comparison is made between the analog input voltage and a voltage representing the sum of the MSB and the next most significant bit. The value of the second most significant bit is then set accordingly. The third comparison is made between the analog input voltage and the voltage representing the sum of the three most significant bits. At this point, the value of the third most significant bit is set. The process repeats until the value of the LSB is established.

✓Pros/✗Cons

- ✓ Uses a single comparator to achieve high resolution, resulting in small die size for monolithic ADCs.
- ✗ Requires N comparisons to achieve N-bit resolution, which is more than both flash and pipelined.
- ✓ No pipeline delay.
- ✓/✗ Accuracy of conversion depends on the DAC linearity and comparator noise.
- ✓ Well-suited for non-periodic inputs.
- ✓ Use of dither noise and averaging increases the effective resolution of the converter.
- ✓ Permits undersampling.



Resolution: 16-24 bits




Power: Low power dissipation



Speed: >1 Msamples/s



Size: Small die



SAR Architecture

